Filing Date: March 28, 2001

Title: REGISTER ROTATION PREDICTION AND PRECOMPUTATION

Assignee: Intel Corporation

IN THE CLAIMS

Please amend the claims by adding claims 31-40 as shown below.

1. - 2. (Canceled)

3. (Previously Presented) A processor comprising:

an execution pipeline having a register renaming stage to rotate registers in software pipelined loops;

a register rotation prediction unit connected to the register renaming stage to predict register addresses for future loop iterations;

a software pipeline instruction buffer to hold buffered instructions with predicted register addresses; and

unarchitected predicate registers connected to the execution pipeline and register prediction unit and operable to predicate the buffered instructions.

4. (Previously Presented) A processor comprising:

an execution pipeline having a register renaming stage to rotate registers in software pipelined loops;

a register rotation prediction unit connected to the register renaming stage to predict register addresses for future loop iterations;

a buffer to hold buffered instructions with predicted register addresses; and the predicted register addresses allow the buffered instructions to be issued simultaneously with a branch instruction.

5. (Previously Presented) A processor comprising:

an execution pipeline having a register renaming stage to rotate registers in software pipelined loops;

a register rotation prediction unit to predict register addresses for future loop iterations; and

a hint register to encode prediction hints for the register rotation prediction unit.

Page 2 Dkt: 884.368US1 (INTEL)

Assignee: Intel Corporation

(Previously Presented) The processor of claim 5 wherein the hint register is configured 6. to hold static hints generated by a compiler.

- (Original) The processor of claim 5 wherein the hint register is configured to hold 7. dynamic hints generated at runtime.
- (Original) The processor of claim 5 wherein the hint register is configured to hold an 8. iteration distance.
- 9. (Previously Presented) A processor comprising:

an execution pipeline having a register renaming stage to rotate registers in software pipelined loops;

a register rotation prediction unit connected to the register renaming stage to predict register addresses for future loop iterations; and

a plurality of unarchitected frame marker registers connected to the execution pipeline and the register rotation prediction unit.

- (Original) The processor of claim 9 wherein the register rotation prediction unit 10. comprises speculation decision making hardware to compute values for the plurality of unarchitected frame marker registers.
- (Original) The processor of claim 10 further comprising register renaming hardware in a 11. pipeline, the register renaming hardware being responsive to the plurality of unarchitected frame marker registers.
- (Previously Presented) The processor of claim 5 further comprising a trace cache. 12.
- (Previously Presented) The processor of claim 12 wherein the trace is configured to hold 13. a prediction hint information for each trace.

Assignee: Intel Corporation

- 14. (Original) The processor of claim 13 further comprising a trace cache fill unit to apply register rotation prediction to traces as traces are constructed.
- 15. (Canceled)
- 16. (Canceled)
- 17. (Previously Presented) A processing system comprising: an execution pipeline;

cache memory coupled to the execution pipeline to hold processor instructions arranged in a software loop;

register rotation prediction hardware to predict physical register values for the processor instructions in future iterations of the software loop;

a software pipeline instruction buffer coupled between the execution pipeline and the register rotation prediction hardware to hold the processor instructions in future iterations of the software loop; and

at least one unarchitected frame marker register coupled to the register rotation prediction hardware to hold predicted register offsets for future iterations.

- 18. (Original) The processing system of claim 17 wherein the execution pipeline includes register renaming logic responsive to the at least one unarchitected frame marker register.
- 19. (Previously Presented) A processing system comprising: an execution pipeline;

cache memory coupled to the execution pipeline to hold processor instructions arranged in a software loop;

register rotation prediction hardware to predict physical register values for the processor instructions in future iterations of the software loop;

Assignee: Intel Corporation

software loop; and

a software pipeline instruction buffer coupled between the execution pipeline and the register rotation prediction hardware to hold the processor instructions in future iterations of the

the register rotation prediction hardware includes a circuit to specify complete physical register addresses for the processor instructions in future iterations of the software loop.

- 20. (Original) The processing system of claim 19 wherein processor instructions held in the software pipeline instruction buffer include fully specified physical register addresses.
- 21. (Previously Presented) A processing system comprising: an execution pipeline;

cache memory coupled to the execution pipeline to hold processor instructions arranged in a software loop;

register rotation prediction hardware to predict physical register values for the processor instructions in future iterations of the software loop;

a software pipeline instruction buffer coupled between the execution pipeline and the register rotation prediction hardware to hold the processor instructions in future iterations of the software loop; and

the execution pipeline is configured to speculatively execute instructions received from the software pipeline instruction buffer.

- 22. (Original) The processing system of claim 21 further comprising a plurality of unarchitected predicate registers, wherein the instructions within the software pipeline instruction buffer are predicated on at least one of the plurality of unarchitected predicate registers.
- 23. (Canceled)
- 24. (Canceled)

Assignee: Intel Corporation

25. (Previously Presented) A method of executing a software pipelined loop comprising: rotating registers for each iteration of the loop;

predicting register rotations for future iterations of the loop;

the software pipelined loop comprises at least one branch instruction, the method further comprising issuing at least one non-branch instruction simultaneously with the at least one branch instruction; and

the at least one non-branch instruction is predicated on an unarchitected predicate register.

26. (Previously Presented) A method of executing a software pipelined loop comprising: rotating registers for each iteration of the loop;

predicting register rotations for future iterations of the loop;

the software pipelined loop comprises at least one branch instruction, the method further comprising issuing at least one non-branch instruction simultaneously with the at least one branch instruction; and

speculatively removing stop bits from the at least one branch instruction.

- 27. (Original) The method of claim 26 further comprising speculatively executing the at least one non-branch instruction.
- 28. (Previously Presented) A method of executing a software pipelined loop comprising: rotating registers for each iteration of the loop;

predicting register rotations for future iterations of the loop;

responsive to a hint register, predicting register rotations for more than one iteration in the future; and

modifying at least one unarchitected frame marker register.

29. (Previously Presented) The method of claim 28 further comprising: speculatively executing instructions for the more than one iteration in the future; and

Assignee: Intel Corporation

squashing the speculative execution if a data dependence between loop iterations occurs incorrectly.

Page 7

Dkt: 884.368US1 (INTEL)

- (Original) The method of claim 29 further comprising modifying the hint register when 30. speculative execution is squashed.
- (New) The processor of claim 3 further comprising speculation decision making 31. hardware connected to the register rotation prediction unit to compute values for the plurality of unarchitected frame marker registers.
- (New) The processor of claim 31 further comprising register renaming hardware in a 32. pipeline, the register renaming hardware being responsive to the plurality of unarchitected frame marker registers.
- (New) The processor of claim 4 further including a trace cache configured to hold 33. prediction hint information for each trace.
- (New) The processor of claim 33 further comprising a trace cache fill unit to apply 34. register rotation prediction to traces as traces are constructed.
- (New) The processing system of claim 17 further comprises speculation decision making 35. hardware connected to the register rotation prediction unit to compute values for the at least one unarchitected frame marker register.
- (New) The processing system of claim 19 further comprising fully specified physical 36. register addresses for the processor instructions held in the software pipeline instruction buffer.
- 37. (New) The processing system of claim 21 further comprising a hint register to encode prediction hints for the register rotation prediction hardware.

Serial Number: 09/819,339 Filing Date: March 28, 2001

Title: REGISTER ROTATION PREDICTION AND PRECOMPUTATION

Assignee: Intel Corporation

38. (New) The method of claim 25 further including generating static hints for the predicting of register rotations.

Page 8

Dkt: 884.368US1 (INTEL)

- 39. (New) The method of claim 25 further including generating dynamic hints at runtime for the predicting of register rotations.
- 40. (New) The method of claim 26 further including generating dynamic hints for the predicting of register rotations.